df84a8d7-7255-472e-9eff-18b83cd60f30 beie director@blueeyesintelligence.org 10.35940/ijrte.F5500.039621 B. Koenemann, "LFSR-coded test patterns for scan designs," in Proc.Eur. Test Conf. (ETC), 1991, pp. 237-242.V. Gherman, H. Wunderlich, H. Vranken, F. Hapke, M. Wittke, and M. Garbers, "Efficient pattern mapping for deterministic logic BIST," in Proc. Int. Test Conf. (ITC), Oct. 2004, pp. 48-56.10.1109/VTS.2009.43A.-W. Hakmi, S. Holst, H. Wunderlich, J. Schloffel, F. Hapke, and A. Glowatz, "Restrict encoding for mixed-mode BIST," in Proc. 27th IEEE VLSI Test Symp. (VTS), May 2009, pp. 179-184.10.1049/el:20083481A. S. Abu-Issa and S. F. Quigley, "Bit-swapping LFSR for low-power BIST," Electron. Lett., vol. 44, no. 6, pp. 401-402, Mar. 2008.10.1109/TCAD.2004.826558J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Embedded deterministic test," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 5, pp. 776-792, May 2004.S. Gerstendorfer and H. Wunderlich, "Minimized power consumption for scan-based BIST," in Proc. Int. Test Conf. (ITC), 1999, pp. 77-84.F. Corno, M. Rebaudengo, M. S. Reorda, G. Squillero, and M. Violante,"Low power BIST via non-linear hybrid cellular automata," in Proc.18th IEEE Very Large Scale Integr. (VTSI) Test Symp., May 2000,pp. 29-34.10.1109/ATS.2010.67X. Lin and J. Rajski, "Adaptive low shift power test pattern generator for logic BIST," in Proc. 19th IEEE Asian Test Symp. (ATS), Dec. 2010, pp. 355-360.10.1109/TCAD.2005.855927S. Wang and S. K. Gupta, "LT-RTPG: A new test-per-scan BIST TPG for low switching activity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 8, pp. 1565-1574, Aug. 2006.10.1109/TCAD.2002.1013896S. Wang and S. K. Gupta, "DS-LFSR: A BIST TPG for low switching activity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,vol. 21, no. 7, pp. 842-851, Jul. 2002.Michał Filipek, Grzegorz Mrugalski, Senior Member, IEEE, Nilanjan Mukherjee, Senior Member, IEEE, Benoit Nadeau-Dostie, Senior Member, IEEE, Janusz Rajski, Fellow, IEEE, Je˛drzej Solecki, and Jerzy Tyszer, Fellow, IEEE "Low Power Programmable PRPG with Test compression capabilities".10.1109/VTS.2012.6231071J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeau-Dostie, "Test generator with preselected toggling for low power built-in self-test," in Proc. IEEE 30th VLSI Test Symp. (VTS), Apr. 2012, pp. 1-6.Janusz Rajski , Jerzy Tyszer, " Design of phase shifter for BIST Applications".X. Zhang and K. Roy, "Power reduction in test-per-scan BIST," in Proc.6th IEEE Int. On-Line Test. Workshop (OLTW), Jul. 2000, pp. 133-138.10.1109/TEST.2006.297695C. Zoellin, H. Wunderlich, N. Maeding, and J. Leenstra, "BIST power reduction using scan-chain disable in the cell processor," in Proc. Int.Test Conf. (ITC), Oct. 2006, pp. 1-8, paper 32.3.P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A test vector inhibiting technique for low energy BIST design."