b8d9ca7c-656f-4933-a07c-6328af877187 beie director@blueeyesintelligence.org 10.35940/ijrte.F2131.037619 Sayed Mohsen Hashemi "Performance Evaluation of Network-on-Chip Routing Deterministic and Adaptive Algorithms," International journal of Computer Science & Network Solutions Feb.2015-Volume 3.No.2 http://www.ijcsns.com ISSN 2345-3397Ville Rantala et al., "Network on chip routing algorithms".A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, C.A. Zeferino:"SPIN: a Scalable, Packet Switched On-chip Micro-network", Design, Automation and Test in Europe Conference and Exhibition, 2003, p. 70-73.Jian Wu, Zhen Zhang, and Chris Myers "A Fault-Tolerant Routing Algorithm for a Network-on-Chip Using a Link Fault Model".10.1109/DSN.2006.35Dongkook Park, Chrysostomos Nicopoulos "Exploring Fault-Tolerant Network-on-Chip Architectures*", Proceedings of the 2006 International Conference on Dependable Systems and Networks (DSN'06).10.1109/ISED.2012.68Prasun Ghosal et al., "SD2D: A Novel Routing Architecture for Network-on-Chip", 2012 International Symposium on Electronic System Design (ISED).E. Rijpkema, K. Goossens, P. Wielage: A Router Architecture for Networks on Silicon. Proceedings of Progress 2001, 2ndWorkshop on Embedded Systems.10.1109/MWSCAS.2005.1594428K. Oommen, D. Harle: "Hardware Emulation of a Network on Chip Architecture Based on a Clockwork Routed Manhattan Street Network", International Conference on Field Programmable Logic and Applications, 24-26 August 2005, pages: 727-728.10.1145/1065579.1065726J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, C.R. Das: "A Low Latency Router Supporting Adaptivity for On-Chip Interconnects:, Proceedings, 42. Design Automation Conference, 13-17 June 2005, pages: 559-564.H. Kariniemi, J. Nurmi: "Fault-tolerant XGFT Network-on-Chip for Multiprocessor System-on-Chip Circuits", International Conference on Field Programmable Logic and Applications, 24-26 August 2005, pages: 203-210.10.1016/j.camwa.2012.03.074Mostafa S. Sayed, Ahmed Shalaby, Mohamed El-Sayed, Victor Goulart: "Flexible router architecture for network-on-chip", Computers and Mathematics with Applications 64 (2012) 1301-131010.1109/GET.2015.7453784S.Shenbagavalli, S.Karthikeyan: "An Efficient Low Power NoC Router Architecture Design", International Conference on Green Engineering and Technologies (IC-GET 2015).Wan-Ting Su, Jih-Sheng Shen, Pao-Ann Hsiung: "Network-on-Chip Router Design with Buffer-Stealing",16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), INSPEC Accession Number: 11851913.T. Bjerregaard, J. Sparso:"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip", Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2005, Volume 2, pages: 1226-1231.10.1109/NORCHP.2005.1596991M. Ali, M. Welzl, S. Hellebrand:"A Dynamic Routing Mechanism for Network on Chip",23rd NORCHIP Conference, 21-22 November 2005, pages: 70-73.M. Alho, J. Nurmi: "Implementation of interface router IP for Proteo network-on-chip",The 6th IEEE International Workshop on Design and Diagnostics of Electronics Circuits and Systems, Poznan, Poland, 2003.L.Rooban, S.Dhananjeyan: "Design of Router Architecture Based on Wormhole Switching Mode for NoC",International Journal of Scientific & Engineering Research Volume 3, Issue 3, Marc h-2012 ISS N 2229-551810.17485/ijst/2017/v10i38/115032Ajay Kumar et al., "Extensible On-Chip Interconnect Architecture and Routing Methodology for NOC", Indian Journal of Science and Technology, Vol 10(38), DOI: 10.17485/ijst/2017/v10i38/115032, October 2017.10.1109/PRDC.2017.32Eberle A. Rambo et al.," Designing Networks-on-Chip for High Assurance Real-Time Systems",IEEE 22nd Pacific Rim International Symposium on Dependable Computing, 2017.Tobias Bjerregaard and Jens Spars, "A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip", Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'05).10.5120/ijca2016909520Ruchika Chandravanshi et.," Network on Chip Router Architecture Performance Analysis by using VHDL", International Journal of Computer Applications (0975 - 8887) Volume 140 - No.13, April 2016.Ali Ahmadinia et.," A Highly Adaptive and Efficient RouterArchitecture for Network-on-Chip", Advance Access publication on January 10, 2011.10.1109/ICCUBEA.2016.7859989Ashish V Kayarkar et., "Router Architecture for the Interconnection Network: A Review", 2016 International Conference on Computing Communication Control and automation (ICCUBEA).Rohini, "Design and Implementation of Minimal adaptive West first algorithm for NoC Router Architecture", Proceedings of National Conference on 'Women in Science & Engineering' (NCWSE 2013), SDMCET Dharwad, ISSN 2277 - 410610.1016/j.jcss.2012.09.007Chifeng Wang et., "Scalable load balancing congestion-aware Network-on-Chip router architecture" Journal of Computer and System Sciences, Volume 79, Issue 4, June 2013, Pages 421-439