465bbaa9-3933-4f74-9ba7-588218c3bf2f beie director@blueeyesintelligence.org 10.35940/ijrte.B7685.0712223 Himanshu Bansal, K. G. Sharma*, Tripti Sharma ECE department, MUST University, Lakshmangarh, Sikar, Rajasthan, India. Wallace Tree Multiplier Designs: A Performance Comparison Review. ISSN 2222-1727 (Paper) Vol.5, No.5, 2014.S. Kaviya, D. Kumar PG Scholar, Assistant Professor, Department of ECE, P.A. College of Engineering and Technology Pollachi, Tamil Nadu, India. Design of an Efficient Multiplier Using Transistor Level Modified Adders. Journal of VLSI Design and Signal: 2581-8449Volume 5 Issue 2.K.10.1109/ICCMC56507.2023.10083704Jothimani S; Mugunthan M; Kishore Kumar M; Harish Krithik Roshan S. VLSI Design of Majority Logic based Wallace Tree Multiplier. DOI: 10.1109/ICCMC56507.2023.10083704. [CrossRef]Sameer Dwivedi, Dr.Neelam Rup Prakash, "Design of an Energy Efficient Half Adder" .International Journal of Scientific & Engineering Research ,Volume 7,Issue 7.