<?xml version="1.0" encoding="UTF-8"?>
<doi_batch version="4.3.0" xmlns="http://www.crossref.org/doi_resources_schema/4.3.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.crossref.org/doi_resources_schema/4.3.0 http://www.crossref.org/schema/deposit/doi_resources4.3.0.xsd">
<head>
<doi_batch_id>55133494-1a7e-41f5-bda2-ee8b6608b898</doi_batch_id>
<depositor>
<name>beie</name>
<email_address>director@blueeyesintelligence.org</email_address>
</depositor>
</head>
<body>
<doi_citations>
<doi>10.35940/ijrte.A7570.0512123</doi>
<citation_list><citation key="ref0"><doi>10.1109/TVLSI.2021.3104145</doi><unstructured_citation>Tianqi Kong and Shuguo Li,&quot; Design and Analysis of Approximate 4-2 Compressors for High Accuracy Multipliers.&quot; IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 29, NO. 10, OCTOBER 2021. [CrossRef]</unstructured_citation></citation><citation key="ref1"><unstructured_citation>B. Sree mangamma and M. Madhu Babu, &quot;Design of Approximate Multiplier using 5:2 Compressors.&quot; International Journal of Reconfigurable and Embedded Systems, Volume 8, Issue no. 11, April 2022.</unstructured_citation></citation><citation key="ref2"><doi>10.1109/ACCESS.2020.2978773</doi><unstructured_citation>Pranose j. Edavoor, Sithara raveendran, and amol d. Rahulkar,&quot; Approximate Multiplier Design Using Novel Dual-Stage 4 X 2 Compressors&quot;, VOLUME 8, pp.48337_48551, Feb.2020. [CrossRef]</unstructured_citation></citation><citation key="ref3"><doi>10.1016/j.aeue.2019.05.021</doi><unstructured_citation>Manikantta Reddy, M. H. Vasantha, Y. B. N. Kumar, and D. Dwivedi, 'Design and analysis of multiplier using approximate 4-2 compressor,'' AEU-Int. J. Electron. Commun. vol. 107, pp. 89_97, Jul. 2019. [CrossRef]</unstructured_citation></citation><citation key="ref4"><doi>10.1109/TCSI.2018.2839266</doi><unstructured_citation>D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, and N. Petra,''Approximate multipliers based on new approximate compressors,'' IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 12, pp. 4169_4182, Dec. 2018. [CrossRef]</unstructured_citation></citation><citation key="ref5"><doi>10.1145/3007649</doi><unstructured_citation>Gorantla and P. Deepa, 'Design of approximate compressors for multiplication,'' ACM J. Emerg. Technol. Comput. Syst., vol. 13, no. 3, pp. 1_17Apr. 2017. [CrossRef]</unstructured_citation></citation><citation key="ref6"><doi>10.11591/ijres.v5.i3.pp131-135</doi><unstructured_citation>K. Hari Kishore, K. Akhil, G. Viswanath, N. Pavan Kumar, &quot;Design and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor&quot;, International Journal of Reconfigurable and Embedded Systems (IJRES) Vol. 5, No. 3, November 2016. [CrossRef]</unstructured_citation></citation><citation key="ref7"><doi>10.1109/TC.2014.2308214</doi><unstructured_citation>A. Momeni, J. Han, P. Montu schi, and F. Lombardi, ''Design and analysis of approximate compressors for multiplication,'' IEEE Trans. Comput., vol. 64, no. 4, pp. 984_994, Apr. 2015. [CrossRef]</unstructured_citation></citation><citation key="ref8"><unstructured_citation>Sanjeev Kumar, Manoj Kumar 4-2 Compressor design with New XOR-XNOR Module, 4th International Conference on Advanced Computing</unstructured_citation></citation><citation key="ref9"><doi>10.1109/ICCD.2013.6657022</doi><unstructured_citation>C.H. Lin, J.C. Lin, &quot;High accuracy approximate multiplier with error correction,&quot; IEEE 31st International Conference on Computer Design (ICCD), 2013</unstructured_citation></citation><citation key="ref10"><doi>10.3906/elk-1807-271</doi><unstructured_citation>SATTI, VV SATYANARAYANA, and Sridevi Sriadibhatla. &quot;Hybrid self-controlled precharge-free CAM design for low power and high performance.&quot; Turkish Journal of Electrical Engineering and Computer Sciences 27.2 (2019): 1132-1146. [CrossRef]</unstructured_citation></citation><citation key="ref11"><doi>10.1007/s10825-019-01362-y</doi><unstructured_citation>Satyanarayana, S. V. V., et al. &quot;Dual-chirality GAA-CNTFET-based SCPF-TCAM cell design for low power and high performance.&quot; Journal of Computational Electronics 18 (2019): 1045-1054. [CrossRef]</unstructured_citation></citation><citation key="ref12"><doi>10.3906/elk-1907-71</doi><unstructured_citation>Satti, VV Satyanarayana, and Sridevi Sriadibhatla. &quot;Dual bit control low-power dynamic content addressable memory design for iotapplications.&quot; Turkish Journal of Electrical Engineering and Computer Sciences 29.2 (2021): 1274-1283. [CrossRef]</unstructured_citation></citation><citation key="ref13"><unstructured_citation>Satyanarayana, Satti VV, and Sriadibhatla SRIDEVI. &quot;Design of TCAM architecture for low power and high performance applications.&quot; Gazi University Journal of Science 32.1 (2019): 164-173.</unstructured_citation></citation></citation_list>
</doi_citations>
</body>
</doi_batch>
