c2b5d34a-08a1-46c4-acac-38d777eea4bb beie director@blueeyesintelligence.org 10.35940/ijrte.B7104.0711222 B. Gold and C. M. Rader, Digital Processing of Signals. New York: McGraw Hill, 1969.M. Garrido and J. Grajal, "Optimum circuits for bit-dimension permutations," IEEE Trans. VLSI Syst.10.1109/TCSII.2011.2164141M. Garrido, J. Grajal, and O. Gustafsson, "Optimum circuits for bit reversal," IEEE Trans. Circuits Syst. II, vol. 58, no. 10, pp. 657-661, Oct. 2011.10.1145/2847263.2847277F. Serre, T. Holenstein, and M. Pu¨schel, "Optimal circuits for streamed linear permutations using RAM," in Proc. ACM/SIGDA Int. Symp. FPGAs. ACM, Feb. 2016, pp. 215-223.10.1109/TCSI.2014.2327271S.-J. Huang, S.-G. Chen, M. Garrido, and S.-J. Jou, "Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architectures," IEEE Trans. Circuits Syst. I, vol. 61, no. 10, pp. 2869-2877, Oct. 2014.10.1145/3061639.3062295R. Chen and V. K. Prasanna, "Optimal circuits for parallel bit reversal," in Proc. IEEE Design Automation Conf., Jun. 2017, pp. 1-6.10.1109/TCSII.2015.2504943W. Li, F. Yu, and Z. Ma, "Efficient circuit for parallel bit reversal," IEEE Trans. Circuits Syst. II, vol. 63, no. 4, pp. 381-385, Apr. 2016.10.1109/LSP.2015.2470519C. Cheng and F. Yu, "An optimum architecture for continuous-flow parallel bit reversal," IEEE Signal Process. Lett., vol. 22, no. 12, pp. 2334-2338, Dec 2015.M. Garrido, "Efficient hardware architectures for the computation of the FFT and other related signal processing algorithms in real time," Ph.D. dissertation, Universidad Polite'cnica de Madrid, Dec. 2009.10.1109/TCSII.2018.2880921M. Garrido, "Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal," IEEE Trans. Circuits Syst. II, vol. 66, no. 4, pp. 657 - 661, Apr. 2019.