b89f10c5-8b3a-4341-acf2-0315ce2ca324 beie director@blueeyesintelligence.org 10.35940/ijrte.D6629.1110421 10.1109/LSENS.2021.3051259Mourad Elsobky, Ayman Mohamed, Thomas Deuble, Jens Anders, and Joachim N.Burghartz, A 12-to-15 b, 100-to-25 kS/s Resolution Reconfigurable, Power ScalableIncremental ADC using Ultra-Thin Chips, SensorsLettersVOL. 1, NO. 3, JULY 2017.10.1007/s11265-008-0326-zJOSE, Babita R., MATHEW, Jimson, et MYTHILI, P. A multi-mode sigma-delta ADC for GSM/WCDMA/WLAN applications. Journal of Signal Processing Systems, 2011, vol. 62, no 2, p. 117-130.10.4015/S1016237205000287Sheng Heng ,Chia Hung, Yi-WeiEI Shih, Chinghsingluo, DESIGNING LOW POWER OF SIGMA DELTAMODULATOR FOR BIOMEDICAL APPLICATION, HO-YIN LEE, CHEN-MING HSU, , BIOMEDICAL ENGINEERINGAPPLICATIONS,BASIS & COMMUNICATIONS 2005,pp 181-185.IEEE Journal of Solid-State CircuitsVleugels36121887200110.1109/4.9721395 V sigma-delta modulator for broadband communications applicationsVleugels K, Rabii S, Wooley BA. A 2.5 V sigma-delta modulator for broadband communications applications. IEEE Journal of Solid-State Circuits 2001; 36(12):1887-1899.10.1109/9780470546772Schreier R, Temes GC.Understanding delta-sigma data converters. IEEE Press/Wiley: New York, 2005.IEEE Journal of Solid-State CircuitsMaghari4482212200910.1109/JSSC.2009.202230274dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35 dB open-loop opamp gainMaghari N, Kwon S, Moon U. 74dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35 dB open-loop opamp gain. IEEE Journal of Solid-State Circuits 2009; 44(8):2212-2221.10.1109/ESSCIRC.2009.5326016Cornelissens K, Steyaert M. A 1-V 84-dB DR 1-MHz bandwidth cascade 3-1 delta-sigma ADC in 65-nm CMOS. In Proc. ESSCIRC, Sept. 2009; 332-335.10.1587/transele.E92.C.852Yang X, Zhang H, Chen G. A low-power second-order two-channel time-interleaved ΣΔ modulator for broadband applications. IEICE Transactions on Electronics Jun. 2009; E92-C (6):852-859.IEEE Journal of Solid-State Circuits AugLee4482202200910.1109/JSSC.2009.20222989 MHz BW and 80 dB THDLee K, et al. An 8.1 mW 82 dB delta-sigma ADC with 1.9 MHz BW and 80 dB THD. IEEE Journal of Solid-State Circuits Aug. 2009; 44(8):2202-2211.