Multiple Digital beam forming for Active Phased Array RADARs
D. Subbarao1, Tejavath Rama Krishna2
1Dr. D. Subbarao, Professor & Hod, Department of ECE, Siddhartha Institute of Engineering & Technology, (Telangana), India.
2Dr. Tejavath Rama Krishna, Assistant Professor, Sri Chaitanya Technical Campus College of Engineering & Technology, (Telangana), India.
Manuscript received on 14 May 2019 | Revised Manuscript received on 19 May 2019 | Manuscript Published on 23 May 2019 | PP: 2035-2041 | Volume-7 Issue-6S5 April 2019 | Retrieval Number: F13670476S519/2019©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: To overcome the issue of processing A/D channels in digital multiple beam forming technology where antennas hold large phased array radar are replaced by multiplexed signal processing unit on FPGA. Which is timed shared for different beam formers without any effect on performance. VHDL modeling of 16 element phased array antenna system and RTL implementation of complex NCO, digital mixer, low pass filter, multiplexers, demultiplexers, ROM for coefficient storage and Multiplier unit. By simulating the code in Model Sim from Mentor Graphics, FPGA synthesis in Xilinx ISE for timing and area. Hardware FPGA output is shown on Chip scope pro analyzer.
Keywords: A/D Channels, Phased Array Antenna, Hardware FPGA, Chip Scope Pro Analyzer.
Scope of the Article: Digital Clone or Simulation