Design of Low Power Delay Cell for Wide Tuning Voltage Controlled Oscillator for Frequency Synthesis Applications
Virendra K. Verma1, D.K. Mishra2, R. S. Gamad3
1Virendra Kumar Verma, Department of Electronics and Instrumentation Engineering, Shri Govindram Seksaria Institute of Technology and Science, Indore (M.P), India.
2D. K. Mishra, Department of Electronics and Instrumentation Engineering, Shri Govindram Seksaria Institute of Technology and Science, Indore (M.P), India.
3R. S. Gamad, Department of Electronics and Instrumentation Engineering, Shri Govindram Seksaria Institute of Technology and Science, Indore (M.P), India.
Manuscript received on 24 January 2019 | Revised Manuscript received on 30 March 2019 | Manuscript published on 30 January 2019 | PP: 255-259 | Volume-7 Issue-6, March 2019 | Retrieval Number: E2007017519©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper reports delay cell for Voltage Controlled Oscillator. The new circuit is designed and simulated in UMC_18_CMOS, 180nm process with 1.8V supply using Cadence tool. Main focus of this design is to achieve low phase noise and less power consumption. Proposed design is 4 stages differential ring VCO. The simulation results are presented with frequency range 2.3 to 4.7 GHz and Power consumption is 7.704 mW at maximum oscillation frequency with phase noise of -91dBc/Hz at offset of 1MHz and -120 dBc/Hz at offset of 10MHz. These results are back annotated to the model and accurate model in verilog-A has been presented.
Keywords: Cadence, Delay cell, Differential ring, Phase noise, Voltage controlled oscillator.
Scope of the Article: Design and Diagnosis