Implementation of Staggered Pulse Repetition Frequency RADAR Tracking with Xilinx FPGA
P.A.Harsha Vardhini1, P.Upender2
1P.A.HarshaVardhini, Department of ECE, Vignan Institute of Technology and Science, Deshmukhi, Telangana, India.
2P.Upender, Department of ECE, Vignan Institute of Technology and Science, Deshmukhi, Telangana, India.
Manuscript received on November 20, 2019. | Revised Manuscript received on November 28, 2019. | Manuscript published on 30 November, 2019. | PP: 7035-7038 | Volume-8 Issue-4, November 2019. | Retrieval Number: D5231118419/2019©BEIESP | DOI: 10.35940/ijrte.D5231.118419
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper implements a Pulse Repetition Interval tracker against Staggered PRI Radar. Tracking of Staggered PRI is done using the IAR Embedded Workbench on STR710 microcontroller. Staggered Pulse Repetition Frequency is generated using Pseudorandom Number Generator using Linear Feed Back Shift Register in VHDL and implemented in Spartan-3E.
Keywords: Staggered Pulse Repetition Frequency is Generated using Pseudorandom.
Scope of the Article: FPGAs.