Loading

U-Slot Patch Antenna Using Space Reduction Optimization
P. Subramanian1, P. Sujatha Therese2

1P. Subramanian, Research Scholar, Department of Electronics and Communication Engineering, Nooral Islam Centre for Higher Education, Kumaracoil (Tamil Nadu), India.
2P. Sujatha Therese, Professor, Department of Electrical and Electronics Engineering, Nooral Islam Centre for Higher Education, Kumaracoil (Tamil Nadu), India.
Manuscript received on 11 October 2019 | Revised Manuscript received on 20 October 2019 | Manuscript Published on 02 November 2019 | PP: 504-509 | Volume-8 Issue-2S11 September 2019 | Retrieval Number: B10780982S1119/2019©BEIESP | DOI: 10.35940/ijrte.B1078.0982S1119
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Wireless communications has been created in the modern world particularly during micro-strip patch antenna. The future development of the individual Communication devices will expect to give images, speech and data information at any time. In this work, the structure and presentation of a co-axial feed Uslot micro-strip antenna for 24.7GHz WLAN application is obtainable. The return loss and VSWR of these proposed methods are studying and analysing to using Simulation Technology of patch to enhance the transformation of antenna. In this proposed method is higher impedance of space reduction optimisation. The impact of the use of different search space creation strategies used. The methods were exhibited for the design space reduction. Various tables, graphs showing these comparisons with detailed analysis have been included in this paper.
Keywords: U-slot Antenna, Micro Strip Antenna, Space Reduction Optimization.
Scope of the Article: Smart Spaces