Unified Power Quality Conditioner for two feeders in a Distribution System
Aparna.Ch1, Vijay Kumar.K2, Prathap.T3
1Aparna.Ch, Department of EEE, JNTUK MLEC, Singarayakonda (Andhra Pradesh), India.
2Vijay Kumar. K, Asst. Professor, Department of EEE, JNTUK, MLEC, Singarayakonda (Andhra Pradesh), India.
3Prathap.T, Asst. Professor, Department of EEE,JNTUK, MLEC, Singarayakonda (Andhra Pradesh), India.
Manuscript received on 21 March 2013 | Revised Manuscript received on 28 March 2013 | Manuscript published on 30 March 2013 | PP: 67-71 | Volume-2 Issue-1, March 2013 | Retrieval Number: A0499032113/2013©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: A UPQC consists of a series voltage-source converter (VSC) and a shunt VSC both joined together by a common dc bus. This paper proposes a new connection for a unified power quality conditioner (UPQC) to improve the power quality of two feeders in a distribution system. It is demonstrated how this device is connected between two independent feeders to regulate the bus voltage of one of the feeders while regulating the voltage across a sensitive load in the other feeder. Since the UPQC is connected between two different feeders (lines), this connection of the UPQC will be called an interline UPQC (IUPQC). This paper gives the structure; control and capability of the IUPQC under some special conditions like sag has been created in feeder 1 and 2 are discussed. The efficiency of the proposed configuration has been verified through simulation studies using MATLAB
Keywords: Interline Unified Power Quality Conditioner (IUPQC), Power Quality, Sensitive Load, Voltage Sag, Voltage-Source Converter (VSC).
Scope of the Article: Low-power design