A 1GHz Cascaded CMOS Low Noise Block-Down Converter using 0.13μm CMOS Technology
P. Kannan1, Allan J. Wilson2, S. Arun3
1Dr. P. Kannan, Department of Engineering and Communication Engineering, Amrita College of Engineering and Technology, Nagercoil, India.
2Allan J. Wilson, Department of Engineering and Communication Engineering, Amrita College of Engineering and Technology, Nagercoil, India.
3S. Arun, Department of Engineering and Communication Engineering, Amrita College of Engineering and Technology, Nagercoil, India.
Manuscript received on 09 April 2019 | Revised Manuscript received on 14 May 2019 | Manuscript published on 30 May 2019 | PP: 1506-1510 | Volume-8 Issue-1, May 2019 | Retrieval Number: F2639037619/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Low Noise Block-down Converter is a crucial and an essential element in Radio Frequency receiver design. It magnifies the received weak Radio Frequency signal with minimum noise level. Designing Low Noise Block-down Converter with CMOS technology provides many advantages such as low power requirement, low cost and higher integration. This paper proposes the design of Low Noise Block-down Converter using 0.13μm CMOS technology. The proposed Low Noise Block-down Converter has two cascaded Common-Source (CS) stages. The cascaded stages provide high gain with less noise figure. A matching component called inter-stage inductor which is placed between the two stages of Block-down Converter. An inter-stage inductor can provide improved input return loss and gain due to careful optimization. By using the proposed topology Block-down Converter achieves maximum gain of 35.603 dB, input return loss of -27.690 dB, output return loss of -28.143 dB, reverse isolation of -41.211 dB, noise figure of 1.712 dB and stability factor of 1.216 is achieved at 1 GHz. The designed Low Noise Block-down Converter is simulated in ADS tool. Index Terms: Low Noise Block-Down Converter, Radio Frequency, 0.13μm CMOS Technology, Antenna Design Software.
Scope of the Article: Block Chain-Enabled IoT Device and Data Security and Privacy