Frequency Scaling Based Low Power ORIYA UNICODE READER (OUR) Design ON 40nm and 28nm FPGA
Amanpreet Kaur1, Keshav Kumar2, Amanpreet Sandhu3, Amandeep Kaur4, Abhishek Jain5, Bishwajeet Pandey6
1Amanpreet Kaur, Chitkara University Institute of Engineering & Technology, Chitkara University, Chandigarh (Punjab), India.
2Keshav Kumar, Chitkara University Institute of Engineering & Technology, Chitkara University, Chandigarh (Punjab), India.
3Amanpreet Sandhu, Chitkara University Institute of Engineering & Technology, Chitkara University, Chandigarh (Punjab), India.
4Amandeep Kaur, Chitkara University Institute of Engineering & Technology, Chitkara University, Chandigarh (Punjab), India.
5Abhishek Jain, Thapar University, (Punjab), India.
6Bishwajeet Pandey, Center of Energy Excellence, Gyancity Research Lab, Motihari (Bihar), India.
Manuscript received on 28 March 2019 | Revised Manuscript received on 09 April 2019 | Manuscript Published on 18 April 2019 | PP: 985-988 | Volume-7 Issue-6S March 2019 | Retrieval Number: F04010376S19/2019©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In the past, it was observed that at among all the 22 languages oriya script is also most vibrant and has been used across the entire country by Oriya community. Oriya Unicode reader is used for decoding the languages used in Indian states of Orissa. In our work we are implementing an energy efficient Oriya Unicode reader. This experiment is done on Xilinx 14.2 ISE Design Suit software for 28nm FPGA platform and results are being compared with 40nm FPGA. We have scaled the frequency of Unicode reader from 1THz to 1MHz. On comparison between 40nm and 28nm FPGA, it was observed that 28nm FPGA consumes least amount of power when operated at 1MHz-1THz frequency using SSTL18_I IO standard.
Keywords: Oriya Unicode Reader, Energy Efficient Design, FPGA, Frequency Scaling, Virtex 6,Artix 7.
Scope of the Article: Frequency Selective Surface