Complex Multipliers: Implementation using Efficient Algorithms for Signal Processing Application
Aniket Kumar1, R.P. Agarwal2
1Aniket Kumar*, Department of Electronics & Communication, Shobhit University, Modipuram, Meerut, India.
2R.P. Agarwal, Department of Electronics & Communication, Shobhit University, Modipuram, Meerut, India.
Manuscript received on November 15, 2019. | Revised Manuscript received on November 23, 2019. | Manuscript published on November 30, 2019. | PP: 1235-1239 | Volume-8 Issue-4, November 2019. | Retrieval Number: C5147098319/2019©BEIESP | DOI: 10.35940/ijrte.C5147.118419
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: The research efforts in low power electronic devices and the cellular networks has been strengthened with the continuous growth in mobile and portable systems . In the modern era there are various portable applications that needs low power(smaller & efficient battery) and higher mili ampere hour then before. Due to this, design of low power devices has now become a significant Performance criteria. While considering the elementary structure of Finite impulse Response Filter, that is the arrangement of multipliers(which is a systematic arrangements of adders) and dely. This manuscript represents the simulation , implementation & analysis report for performance evaluation to minimize delay & RAM consumption during calculation procedure. In this manuscript, we have coded , simulated & implemented selected multipliers such as Vedic, Wallace, Dadda, Booth, Array & Sequential multiplier. Comparative analysis has been done using Xylinx 14.4 with family Spartan6, device as xc6slx45, package csg324 with speed grade of -3 for bit length 2,4,8,16 & 32 using Wallace, dada, Sequential, array, Vedic & Booth Algorithm respectively.
Keywords: Array ; FPGA ; LUTs; Memory; Vedic.
Scope of the Article: FPGAs.