Loading

Quantum Dot Gate FET Based Multi-Value Logic Sequential Circuits
A. Phani Kumar1, E. John Alex2

1A. Phani Kumar, Assistant Professor, CMRIT, Hyderabad (Telangana), India.
2Dr. E. John Alex, Associate Professor, CMRIT, Hyderabad (Telangana), India.
Manuscript received on 24 July 2019 | Revised Manuscript received on 03 August 2019 | Manuscript Published on 10 August 2019 | PP: 1368-1372 | Volume-8 Issue-2S3 July 2019 | Retrieval Number: B12550782S319/2019©BEIESP | DOI: 10.35940/ijrte.B1255.0782S319
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: The design of multi value logic sequential circuits based on QG-FET (Quantum dot Gate Field Effect Transistor) is discussed here. The QG-FET produces an intermediate state in between the two stable states(i.e.) ON & OFF, this is happening due to change in the threshold voltage over this range. The design of various sequential circuits using QDGFET which includes ternary D-flipflop and ternary right shift register is discussed. The proposed design of sequential circuits using QDGFET results an improved circuit parameter and less circuit elements in the implantation. The three state QG-FET will increase the bit handling capability of the device due to increase in number of states. So that, with less circuit elements at a time we can handle more number of bits.
Keywords: QG-FET or QDGFET(Quantum Dot Gate Field Effect Transistor), MVL (Multi Value Logic), Ternary D-flip Flop, Ternary Right Shift Register.
Scope of the Article: Nanometer-Scale Integrated Circuits