A Metaheuristic Algorithm for VLSI Floorplanning Problem
S. Venkatraman1, M. Sundhararajan2
1S. Venkatraman, Research Scholar, Department of Electronics and Communication Engineering, Bharath institute of Higher Education and Research, Chennai (Tamil Nadu), India.
2Dr. M. Sundhararajan, Dean Research, Department of Electronics and Communication Engineering, Bharath institute of Higher Education and Research, Chennai (Tamil Nadu), India.
Manuscript received on 16 July 2019 | Revised Manuscript received on 12 August 2019 | Manuscript Published on 29 August 2019 | PP: 249-254 | Volume-8 Issue-2S5 July 2019 | Retrieval Number: B10520682S519/2019©BEIESP | DOI: 10.35940/ijrte.B1052.0782S519
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Floorplanning plays an important role within the physical design method of very large Scale Integrated (VLSI) chips. It’s a necessary design step to estimate the chip area before the optimized placement of digital blocks and their interconnections. Since VLSI floorplanning is an NP-hard problem, several improvement techniques were adopted to find optimal solution. In this paper, a hybrid algorithm which is genetic algorithm combined with music-inspired Harmony Search (HS) algorithm is employed for the fixed die outline constrained floorplanning, with the ultimate aim of reducing the full chip area. Initially, B*-tree is employed to come up with the first floorplan for the given rectangular hard modules and so Harmony Search algorithm is applied in any stages in genetic algorithm to get an optimum solution for the economical floorplan. The experimental results of the HGA algorithm are obtained for the MCNC benchmark circuits.
Keywords: Genetic Algorithm (GA), Harmony Search Algorithm (HAS), Hybrid Genetic Algorithm (HGA), Slicing Floorplan.
Scope of the Article: Computer Architecture and VLSI