Analysis of Radhard Standard Cells using a Digital Processing Element Architecture as Test Bed
Siluveru Baktha Thukaram1, Sneha Nandini Bolloju2, Ameet Chavan3
1Siluveru Baktha Thukaram, Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad, India.
2Sneha Nandini Bolloju, Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad, India.
3Dr. Ameet Chavan, Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad, India.
Manuscript received on 01 April 2019 | Revised Manuscript received on 04 May 2019 | Manuscript published on 30 May 2019 | PP: 1538-1542 | Volume-8 Issue-1, May 2019 | Retrieval Number: A9285058119/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Several methods have been proposed for the testing of Radhard cells by ground for commercial purposes. Here we build a design which tests the Radhard cells in a parallel architectural process which limits the power consumption and gains more speed. This paper gives an idea about the design of digital processing element and the testbed architecture to analyze any set of library cells (combinational and sequential logic gates), for the simple economical and easy to use to evaluate and validate any set of library cells. These cells will be validated in the Simulation Design Environment of Cadence using gpdk 90nm technology. The testbed architecture building blocks that are based on Radhard Cells will be evaluated for Functionality, Power Consumption, and Performance. The analysis of Radhard cells plays an important role to eradicate radiation effects. This method also increases the speed to test the of Radhard cells. In this, RDPP processor is used since power is a major factor in space. This RDPP processor reduces consumption of power in space and it helps the circuit to function for longer durations.
Index Terms: Parallel Architecture, Digital Processing Element, Cadence, Radhard Cells, RDPP Processor
Scope of the Article: Communication Architectures for Pervasive Computing