Implementation of Novel Multi Level Inverter Topology with Reduced Number of Power Components
D. Karthikeyan1, V. Kubendran2, K. Vijayakumar3, Sumit Saurabh4, Varnit Singh5, Kshitiz Kumar6
1D. Karthikeyan, Assistant Professor, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
2V. Kubendran, Assistant Professor, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
3K. Vijayakumar, Professor, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
4Sumit Saurabh, B.Tech Scholar, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
5Varnit Singh, B.Tech Scholar, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
6Kshitiz Kumar, B.Tech Scholar, Department of EEE, SRM Institute of Science and Technology, Kattankulathur, Chennai (Tamil Nadu), India.
Manuscript received on 04 June 2019 | Revised Manuscript received on 29 June 2019 | Manuscript Published on 04 July 2019 | PP: 577-587 | Volume-8 Issue-1S4 June 2019 | Retrieval Number: A11060681S419/2019©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: A new cascade topology multilevel converterusing H-bridge is introduced in the paper, which will have several sub multilevel components. The proposed topology is further enhanced to generate any level of voltage as per requirement with reduced number of power components. The proposed topology is compared with various updated new multilevel inverter topology and its result is validated using different pwm techniques like NLT, PD, and POD. Experimental work will be done for analysis of performance of proposed converter. As the multilevel inverters have better features, but due to the usage of more switches, it faces limitation up to its wide range of applications. Therefore an optimized 9-level multilevel inverter topology is being introduced with less number of switches and necessary switching sequence which ensures reduced size, minimum switching losses as well as reduction in its initial cost. The new topology will be best suited for renewable energy applications like solar photovoltaic and for drives. The performance quality will be demonstrated in terms of THD, Vrms and Irms values and these will be compared to the cascaded multilevel inverter and other 9-level inverter topology using the above mention techniques. The result will be validated through MATLAB/SIMULINK software.
Keywords: Multilevel Inverter, Reduced Power Switches/Components H-bridge, MATLAB/SIMULINK.
Scope of the Article: Waveform Optimization for Wireless Power Transfer