Design of 8-Bit ALU Design using GDI Techniques with Less Power and Delay
Harshmaniyadav1, Uday Panwar2
1Harshmani Yadav, Electronics &Amp; Communication, Sager Institute Of Research &Amp; Technology, Bhopal, India.
2Uday Panwar, Electronics &Amp; Communication, Sager Institute Of Research &Amp; Technology Bhopal, India.
Manuscript received on November 19, 2019. | Revised Manuscript received on November 29 2019. | Manuscript published on 30 November, 2019. | PP: 10083-10088 | Volume-8 Issue-4, November 2019. | Retrieval Number: D9544118419/2019©BEIESP | DOI: 10.35940/ijrte.D9544.118419
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Arithmetic Logic Unit (ALU) is a substantial fragment of microchip. Cutting-edge computerized processors, legitimate and math activity accomplishes making use of ALU. This paper depicts an 8-Bit ALU operating with a lowest power 11-Transistor Full Adder (11-T FA) and Gate dispersion input (GDI) centered MUX. All structures were simulated using Tanner EDA software version-15 with 32 nanometer BSIM4 innovation. Execution examinations were furnished as for voltage, power, postponement and power delay item. In this paper 8-bit ALU operated in subthreshold region, selected 0.7 VDD for maintain the both power as well as delay. In 8-bit ALU of GDI proposed model, less than 82% power consumption reduced as compare with CMOS 8-Bit ALU due to voltage level improvement.
Keywords: ALU (Arithmetic logic unit), FA (Full Adder), GDI (Gate diffusion input), MUX (Multiplexer)
Scope of the Article: Software Engineering Techniques and Production Perspectives.